Thread derailment confirmed...
@OP
PS4 will most likely use the same architecture but will be seriously ramped up. Good thing is that by the time PS4 launches, programmers will be used to it and the games will consequently be incredible.
Thread derailment confirmed...
@OP
PS4 will most likely use the same architecture but will be seriously ramped up. Good thing is that by the time PS4 launches, programmers will be used to it and the games will consequently be incredible.
Branko2166 said: Thread derailment confirmed... @OP PS4 will most likely use the same architecture but will be seriously ramped up. Good thing is that by the time PS4 launches, programmers will be used to it and the games will consequently be incredible. |
how is this thread derailment, we are talking about why the cell in the ps4 might be what it will be? is that not central to the question, or are you happy just making up stuff and random guesses without justification
come play minecraft @ mcg.hansrotech.com
minecraft name: hansrotec
XBL name: Goddog
@goddog
While some users have been contributing others are happy to take jabs at Sony.
I didn't make anything up as you put it.
fazz said - "I predict that it will be twice as powerful, 10,000 times larger, and so expensive that only the five richest kings of Europe will own it.
Theoretically, it could be used for dating too, but it would eliminate the thrill of romantic conquest."
As for your posts they are commendable. Didn't aim for you with that comment and I apologize if it came off that way :)
Branko2166 said: @goddog |
sorry about going off on you, i think its the thrid going off comment thread in this one... and in all of these threads people have been poping in, and stating random crap without any info for the back up.... still thats no reason for me to snap at you i apologies
come play minecraft @ mcg.hansrotech.com
minecraft name: hansrotec
XBL name: Goddog
@goddog
Glad that we have that sorted out dude :) No hard feelings. BTW I have sent you a pm.
BTW it's definitely going to be very exciting to see how it all turns out.
goddog said:
it has to due with how the cell hands out directions to spes, it complcates the instruction set, and wait times for data, and on a multi cpu system, would cause huge bottleneck in wait time, and drastic incress in complexity, it could be done, but the performance hit would most likly out strip any gain, where as incressing spes, the easiest solution would keep instruction sets simple and require minimal changes. in short instruction set complexity, and parrelle programing for cell will be drasticaly diffrent then that of mor etradtional cpu tecks like x86, and powerpc. as for amd/duo, with each core increase you lose a % of horse power from raw output and progaming becomes more complex, alot of the quad cores problems come from apps and os not being able to take advantage of it. windows depending on version is core restricted, so that could play into it. pc games for the most part are just now entering in to dual core much les quad
|
alephnull said:
Nope, the problem is bus arbitration on cache coherent systems. 4 cores are great in such a system, that is IF they don't try to read and write to memory at the same time. Triple core is pretty much the sweet spot there. This is the whole point of the CBE. And Larrabee.
|
the bus would become a problem, but how can you rule out loss in gains through a multicore systems movement of information efficiency from core to core? and the sweetspot would depend on not only how you catch, but also how the app was written. if an app is written with quad core in mind, it should be able to out perform a higer clock speed dual core but not nessisseraly significantly
come play minecraft @ mcg.hansrotech.com
minecraft name: hansrotec
XBL name: Goddog
@goddog
Well just in the scenario in which you have two cores fighting over the same bus (but accessing different areas in their shared memory bank) the situation become analogous to ethernet versus a point-to-point ring network. The two symmetric cores will be interfering with each other's transmissions, the ring topology however alows each node to always use maximum bandwidth (assuming each node is equidistant) they can pass their output to the left (and/or right with two ring networks with opposite orientation) with each "cycle". This limits the latency of a request from a memory bank, however if the bus is constantly being utilized by all of the cores then such a topology will give you maximum theoretical throughput.
The variables which will determine which layout is optimal will be
1) ratio of time spent waiting on the CPU to time spent waiting on the shared memory in a given program.
2) number of cores
Large dma lists are important also, but more complicated.
alephnull said: @goddog Well just in the scenario in which you have two cores fighting over the same bus (but accessing different areas in their shared memory bank) the situation become analogous to ethernet versus a point-to-point ring network. The two symmetric cores will be interfering with each other's transmissions, the ring topology however alows each node to always use maximum bandwidth (assuming each node is equidistant) they can pass their output to the left (and/or right with two ring networks with opposite orientation) with each "cycle". This limits the latency of a request from a memory bank, however if the bus is constantly being utilized by all of the cores then such a topology will give you maximum theoretical throughput.
The variables which will determine which layout is optimal will be 1) ratio of time spent waiting on the CPU to time spent waiting on the shared memory in a given program. 2) number of cores Large dma lists are important also, but more complicated. |
true, i remember early 2000s there were lost of problems with the bus, ram, cpu, conection being the slowest part of the computer. right now i think the controler chipsets are holding back, but we could easly stuble back into bus being the main issue
come play minecraft @ mcg.hansrotech.com
minecraft name: hansrotec
XBL name: Goddog