By using this site, you agree to our Privacy Policy and our Terms of Use. Close
lilbroex on 12 September 2012
Edit Thread
zarx said:
lilbroex said:


Your max is a little off. Broadway runs a 723 MHz. Assuming your 32 times slow statement is corret, If it was upped to 3 core then it would only need to run at 2 MHz to match the xenos. 2.5 would put it ahead.


Wait a seccond that doesn't sound right, each Xenon core should obliterate the Broadway at the same clock, it has a SIMD: VMX128 with 2× (128×128 bit) registers and SMT capabilities, plus a more modern instruction set.

The actual numbers are 2.9 Gflops for Broadway at 729 MHz (the reported clock of the Wii). 76.8 GFLOPS for the Xenon so ~26X faster in terms of flops. So Xenon 25.6GFlops per core at 3.2GHZ is over 8.8X faster than the Wii's Broadway at 729Mhz in terms of raw Flops so wouldn't each Broadway core wouldn't it have to be clocked at 6.435GHz to match it with tri core vs tri core?

But I don't think anyone is suggesting that it's just 3 overclocked Broadway cores.


Making it 3 cores would make the performance  9 Gflops at 729 mhb. Triple the power and tha twould be 27 Gflop at 2.2 Ghz.

Also, to make this three core it would clearly have to have major arhictectural redesigns which would mean larger/faster registers and a larger/faster cache as well as a more enhanced veloctiy engine features along the lines of SSSE3 or whatnot.

We still have cofirmation of it being Power7 based so its reasonable to assume that is the Broadway Architecture with Power7 features.

 

Crono141 said:
As to what "bit" systems we're on: PS3 and Xbox360 both use 64-bit processors. Broadway is only 32 bit. CPUs have not moved in the consumer market passed 64bit.

 


False, Broadway is a 64bit processor.

  • 90 nanometer process technology
  • Power Architecture core, specially modified for the Wii platform
  • IBM silicon on insulator (SOI) technology
  • Backward compatible with the Gekko processor
  • 729 MHz
  • 32-bit integer unit
  • 64-bit floating-point (or 2 × 32-bit SIMD, often found under the denomination "paired singles")
  • 64 kB L1 cache (32 kB instruction + 32 kB data)
  • 256 kB L2 cache
  • 2.9 GFLOPS

External bus

  • 64-bit
  • 243 MHz
  • 1.944 gigabytes per second bandwidth

Only the integer unit is listed at 32 bit.