By using this site, you agree to our Privacy Policy and our Terms of Use. Close
Captain_Yuri said:

We will see what happens but I get the feeling RDNA 3 needed more time in the oven

I mean, it was expected for anyone with a hint of skepticism when AMD when they gave out wild TFLOPS numbers.

Even if the FP pipelines themselves are separated and dedicated units, you weren't going to see four Wave instructions being executed at the same time in each SP, unless this thing was pulling 500 - 600 W.

Mind, it is a similar thing for Nvidia, which after Turing has a pipeline that can do Int or FP32 but not both at the same time, so a third of the cores in Ampere or Ada is always idling at any given time, no matter how good your scheduler/pipeline reprogramming is.

(At least AMD is still just calling it another FP32 unit inside the CU, which is correct. Nvidia on the other hand claimed they "doubled" their cores outright when they didn't do such a thing).