By using this site, you agree to our Privacy Policy and our Terms of Use. Close
megafenix on 24 November 2013
Edit Thread
fatslob-:O said:
megafenix said:

this tell me you dont get the point

i am basically saying that since the  gpus have internal caches of just some kilobytes

shouldnt the 32megabytes of edram be considered like a ra for the gpu?

not saying is a real ram, is just an analogy dude

seriously, you lack of undesrtanding is awful

and now i have already proven to you that cache for gpu is more in the line of kilobytes and not megabytes

just look at how much youy got for texture units spus and other stuff

only 8 kilobytes of texture cache

only 64kilobytes of global data share

about 8 to 16 kilobyte of local data share

 

can you copare that to 32megabytes?

no

sorry dude, no atter what you say all people here have watched your previous staetents

Again get this through your thick skull. There exists CACHE HIERACHERIES, your excuses as to why caches should be in kilobytes and not megabytes is completely stupid. 

Whether the cache is in megabytes or kilobytes does not matter because what's defining about the cache is the ACCESS TIMES. Again fraud, why does the intel iris pro treat it's eDRAM as an L4 cache ? 

It's not ram because it has a much faster access times than the main memory. 


here we go again

"

The easiest way that I can explain this is that when you take each unit of time that the Wii U eDRAM can do work with separate tasks as compared to the 1 Gigabyte of slower RAM, the amount of actual Megabytes of RAM that exist during the same time frame is superior with the eDRAM, regardless of the fact that the size and number applied makes the 1 Gigabyte of DDR3 RAM seem larger. These are units of both time and space. Fast eDRAM that can be used at a speed more useful to the CPU and GPU have certain advantages, that when exploited, give the console great gains in performance.

The eDRAM of the Wii U is embedded right onto the chip logic, which for most intent and purposes negates the classic In/Out bottleneck that developers have faced in the past as well. Reading and writing directly in regard to all of the chips on the Multi Chip Module as instructed.

"

 

and why we talk about haswell anyway?

i was talking about gpus for pcs, nothing else